

10-02-00

A

JC926 U.S. PTO  
09/29/00

Please type a plus sign (+) inside this box ➔ +

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

PTO/SB/05 (4/98)

Approved for use through 09/30/2000 OMB 0651-0032  
Patent and Trademark Office U.S. DEPARTMENT OF COMMERCE**UTILITY  
PATENT APPLICATION  
TRANSMITTAL**

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Attorney Docket No.	042390.P8629X
First Inventor or Application Identifier	Carl M. Ellison
Title	ATTESTATION KEY MEMORY DEVICE AND BUS
Express Mail Label No.	EL466330900US

**APPLICATION ELEMENTS**

See MPEP chapter 600 concerning utility patent application contents

ADDRESS TO: Assistant Commissioner for Patents  
Box Patent Application  
Washington, DC 20231

1. ☒ Fee Transmittal Form  
(Submit an original, and a duplicate for fee processing)
2. ☒ Specification [Total Pages 42]  
(preferred arrangement set forth below)
- Descriptive title of the Invention
  - Cross References to Related Applications
  - Statement Regarding Fed sponsored R & D
  - Reference to Microfiche Appendix
  - Background of the Invention
  - Brief Summary of the Invention
  - Brief Description of the Drawings (if filed)
  - Detailed Description
  - Claim(s)
  - Abstract of the Disclosure
3. ☒ Drawing(s) (35 U.S.C. 113) [Total Sheets 7]
4. Oath or Declaration [Total Pages 6]
- a. ☐ Newly executed (original copy)
  - b. ☐ Copy from a prior application (37 C.F.R. § 1.63(d))  
(for continuation/divisional with Box 16 completed)
  - i. ☐ **DELETION OF INVENTOR(S)**  
Signed statement attached deleting inventor(s) named in the prior application, see 37 CFR §§ 1.63(d)(2) and 1.33(b).

5. ☐ Microfiche Computer Program (Appendix)
6. Nucleotide and/or Amino Acid Sequence Submission  
(if applicable, all necessary)
- a. ☐ Computer Readable Copy
  - b. ☐ Paper Copy (identical to computer copy)
  - c. ☐ Statement verifying identity of above copies

**ACCOMPANYING APPLICATION PARTS**

7. ☐ Assignment Papers (cover sheet & document(s))
8. ☐ 37 C.F.R. § 3.73(b) Statement ☐ Power of Attorney  
(when there is an assignee)
9. ☐ English Translation Document (if applicable)
10. ☐ Information Disclosure Statement (IDS)/PTO - 1449 ☐ Copies of IDS Citations
11. ☐ Preliminary Amendment
12. ☒ Return Receipt Postcard (MPEP 503)  
(Should be specifically itemized)
13. ☐ \*Small Entity Statement(s) ☐ Statement filed in prior application, Status still proper and desired
14. ☐ Certified Copy of Priority Document(s)  
(if foreign priority is claimed)
15. ☐ Other: \_\_\_\_\_

\*NOTE FOR ITEMS 1 & 13: IN ORDER TO BE ENTITLED TO PAY SMALL ENTITY FEES, A SMALL ENTITY STATEMENT IS REQUIRED (37 C.F.R. § 1.27), EXCEPT IF ONE FILED IN A PRIOR APPLICATION IS RELIED UPON (37 C.F.R. § 1.28).

16. If a **CONTINUING APPLICATION**, check appropriate box, and supply the requisite information below and in a preliminary amendment.

☐ Continuation ☐ Divisional ☒ Continuation-in-part (CIP) of prior application No: 09/541,687

Prior application Information: Examiner \_\_\_\_\_ Group/Art Unit: \_\_\_\_\_

For **CONTINUATION or DIVISIONAL APPS only**. The entire disclosure of the prior application, from which an oath or declaration is supplied under Box 4b, is considered a part of the disclosure of the accompanying continuation or divisional application and is hereby incorporated by reference. The incorporation can only be relied upon when a portion has been inadvertently omitted from the submitted application parts.

**17. CORRESPONDENCE ADDRESS**

☐ Customer Number of Bar Code Label (Insert Customer No. or Attach bar code label here) or ☒ Correspondence address below

Name	BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP				
Address	12400 Wilshire Boulevard, Seventh Floor				
City	Los Angeles	State	California	Zip Code	90025
Country	U.S.A.	Telephone	(714) 557-3800	Fax	(714) 557-3347

Name (Print/Type) Thinh V. Nguyen, Reg. No. 42,034

Signature [Signature] Date 09/29/00

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

JC918 U.S. PTO  
09/29/00

Please type a plus sign (+) inside this box → +

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

<h2 style="margin: 0;">FEE TRANSMITTAL for FY 2000</h2> <p style="font-size: small; margin: 5px 0;">Patent fees are subject to annual revision. Small Entity payments must be supported by a small entity statement, otherwise large entity fees must be paid. See Forms PTO/SB/09-12. See 37 C.F.R. §§ 1.27 and 1.28.</p>		<b>Complete if Known</b>	
<b>TOTAL AMOUNT OF PAYMENT</b>		Application Number	Filing Date
(\$ ) 1,848.00		First Named Inventor	September 29, 2000
(\$ )		Examiner Name	Carl M. Ellison
(\$ )		Group/Art Unit	042390.P8629X
(\$ )		Attorney Docket No.	042390.P8629X

<b>METHOD OF PAYMENT (check one)</b>		<b>FEE CALCULATION (continued)</b>																																																																																																																																																																																			
1. <input checked="" type="checkbox"/> The Commissioner is hereby authorized to charge indicated fees to <input checked="" type="checkbox"/> The Commissioner is hereby authorized to credit any over payments to  Deposit Account Number: 02-2666 Deposit Account Name: Blakely, Sokoloff, Taylor & Zafman LLP  <input checked="" type="checkbox"/> Charge Any Additional Fees Required Under 37 CFR §§ 1.16, 1.17, 1.18 and 1.20		3. <b>ADDITIONAL FEE</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="2">Large Entity</th> <th colspan="2">Small Entity</th> <th rowspan="2">Fee Description</th> <th rowspan="2">Fee Paid</th> </tr> <tr> <th>Fee Code</th> <th>Fee (\$)</th> <th>Fee Code</th> <th>Fee (\$)</th> </tr> </thead> <tbody> <tr> <td>105</td> <td>130</td> <td>205</td> <td>65</td> <td>Surcharge - late filing fee or oath</td> <td></td> </tr> <tr> <td>127</td> <td>50</td> <td>227</td> <td>25</td> <td>Surcharge - late provisional filing fee or cover sheet.</td> <td></td> </tr> <tr> <td>139</td> <td>130</td> <td>139</td> <td>130</td> <td>Non-English specification</td> <td></td> </tr> <tr> <td>147</td> <td>2,520</td> <td>147</td> <td>2,520</td> <td>For filing a request for reexamination</td> <td></td> </tr> <tr> <td>112</td> <td>920*</td> <td>112</td> <td>920*</td> <td>Requesting publication of SIR prior to Examiner action</td> <td></td> </tr> <tr> <td>113</td> <td>1,840*</td> <td>113</td> <td>1,840*</td> <td>Requesting publication of SIR after Examiner action</td> <td></td> </tr> <tr> <td>115</td> <td>110</td> <td>215</td> <td>55</td> <td>Extension for response within first month</td> <td></td> </tr> <tr> <td>116</td> <td>380</td> <td>216</td> <td>190</td> <td>Extension for response within second month</td> <td></td> </tr> <tr> <td>117</td> <td>870</td> <td>217</td> <td>435</td> <td>Extension for response within third month</td> <td></td> </tr> <tr> <td>118</td> <td>1,210</td> <td>218</td> <td>680</td> <td>Extension for response within fourth month</td> <td></td> </tr> <tr> <td>128</td> <td>1,850</td> <td>228</td> <td>925</td> <td>Extension for response within fifth month</td> <td></td> </tr> <tr> <td>119</td> <td>300</td> <td>219</td> <td>150</td> <td>Notice of Appeal</td> <td></td> </tr> <tr> <td>120</td> <td>300</td> <td>220</td> <td>150</td> <td>Filing a brief in support of an appeal</td> <td></td> </tr> <tr> <td>121</td> <td>260</td> <td>221</td> <td>130</td> <td>Request for oral hearing</td> <td></td> </tr> <tr> <td>138</td> <td>1,510</td> <td>138</td> <td>1510</td> <td>Petition to institute a public use proceeding</td> <td></td> </tr> <tr> <td>140</td> <td>110</td> <td>240</td> <td>55</td> <td>Petition to revive - unavoidable</td> <td></td> </tr> <tr> <td>141</td> <td>1,210</td> <td>241</td> <td>605</td> <td>Petition to revive - unintentional</td> <td></td> </tr> <tr> <td>142</td> <td>1,210</td> <td>242</td> <td>605</td> <td>Utility issue fee (or reissue)</td> <td></td> </tr> <tr> <td>143</td> <td>430</td> <td>243</td> <td>215</td> <td>Design issue fee</td> <td></td> </tr> <tr> <td>144</td> <td>580</td> <td>244</td> <td>290</td> <td>Plant issue fee</td> <td></td> </tr> <tr> <td>122</td> <td>130</td> <td>122</td> <td>130</td> <td>Petitions to the Commissioner</td> <td></td> </tr> <tr> <td>123</td> <td>50</td> <td>123</td> <td>50</td> <td>Petitions related to provisional applications</td> <td></td> </tr> <tr> <td>126</td> <td>240</td> <td>126</td> <td>240</td> <td>Submission of Information Disclosure Stmt</td> <td></td> </tr> <tr> <td>581</td> <td>40</td> <td>581</td> <td>40</td> <td>Recording each patent assignment per property (times number of properties)</td> <td></td> </tr> <tr> <td>146</td> <td>790</td> <td>246</td> <td>395</td> <td>Filing a submission after final rejection (37 CFR 1.129(a))</td> <td></td> </tr> <tr> <td>149</td> <td>790</td> <td>249</td> <td>395</td> <td>For each additional invention to be examined (37 CFR 1.129(b))</td> <td></td> </tr> <tr> <td colspan="4">Other fee (specify) _____</td> <td></td> <td></td> </tr> <tr> <td colspan="4">Other fee (specify) _____</td> <td></td> <td></td> </tr> </tbody> </table>		Large Entity		Small Entity		Fee Description	Fee Paid	Fee Code	Fee (\$)	Fee Code	Fee (\$)	105	130	205	65	Surcharge - late filing fee or oath		127	50	227	25	Surcharge - late provisional filing fee or cover sheet.		139	130	139	130	Non-English specification		147	2,520	147	2,520	For filing a request for reexamination		112	920*	112	920*	Requesting publication of SIR prior to Examiner action		113	1,840*	113	1,840*	Requesting publication of SIR after Examiner action		115	110	215	55	Extension for response within first month		116	380	216	190	Extension for response within second month		117	870	217	435	Extension for response within third month		118	1,210	218	680	Extension for response within fourth month		128	1,850	228	925	Extension for response within fifth month		119	300	219	150	Notice of Appeal		120	300	220	150	Filing a brief in support of an appeal		121	260	221	130	Request for oral hearing		138	1,510	138	1510	Petition to institute a public use proceeding		140	110	240	55	Petition to revive - unavoidable		141	1,210	241	605	Petition to revive - unintentional		142	1,210	242	605	Utility issue fee (or reissue)		143	430	243	215	Design issue fee		144	580	244	290	Plant issue fee		122	130	122	130	Petitions to the Commissioner		123	50	123	50	Petitions related to provisional applications		126	240	126	240	Submission of Information Disclosure Stmt		581	40	581	40	Recording each patent assignment per property (times number of properties)		146	790	246	395	Filing a submission after final rejection (37 CFR 1.129(a))		149	790	249	395	For each additional invention to be examined (37 CFR 1.129(b))		Other fee (specify) _____						Other fee (specify) _____					
Large Entity		Small Entity		Fee Description	Fee Paid																																																																																																																																																																																
Fee Code	Fee (\$)	Fee Code	Fee (\$)																																																																																																																																																																																		
105	130	205	65	Surcharge - late filing fee or oath																																																																																																																																																																																	
127	50	227	25	Surcharge - late provisional filing fee or cover sheet.																																																																																																																																																																																	
139	130	139	130	Non-English specification																																																																																																																																																																																	
147	2,520	147	2,520	For filing a request for reexamination																																																																																																																																																																																	
112	920*	112	920*	Requesting publication of SIR prior to Examiner action																																																																																																																																																																																	
113	1,840*	113	1,840*	Requesting publication of SIR after Examiner action																																																																																																																																																																																	
115	110	215	55	Extension for response within first month																																																																																																																																																																																	
116	380	216	190	Extension for response within second month																																																																																																																																																																																	
117	870	217	435	Extension for response within third month																																																																																																																																																																																	
118	1,210	218	680	Extension for response within fourth month																																																																																																																																																																																	
128	1,850	228	925	Extension for response within fifth month																																																																																																																																																																																	
119	300	219	150	Notice of Appeal																																																																																																																																																																																	
120	300	220	150	Filing a brief in support of an appeal																																																																																																																																																																																	
121	260	221	130	Request for oral hearing																																																																																																																																																																																	
138	1,510	138	1510	Petition to institute a public use proceeding																																																																																																																																																																																	
140	110	240	55	Petition to revive - unavoidable																																																																																																																																																																																	
141	1,210	241	605	Petition to revive - unintentional																																																																																																																																																																																	
142	1,210	242	605	Utility issue fee (or reissue)																																																																																																																																																																																	
143	430	243	215	Design issue fee																																																																																																																																																																																	
144	580	244	290	Plant issue fee																																																																																																																																																																																	
122	130	122	130	Petitions to the Commissioner																																																																																																																																																																																	
123	50	123	50	Petitions related to provisional applications																																																																																																																																																																																	
126	240	126	240	Submission of Information Disclosure Stmt																																																																																																																																																																																	
581	40	581	40	Recording each patent assignment per property (times number of properties)																																																																																																																																																																																	
146	790	246	395	Filing a submission after final rejection (37 CFR 1.129(a))																																																																																																																																																																																	
149	790	249	395	For each additional invention to be examined (37 CFR 1.129(b))																																																																																																																																																																																	
Other fee (specify) _____																																																																																																																																																																																					
Other fee (specify) _____																																																																																																																																																																																					
<b>2. EXTRA CLAIM FEES</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="2">Large Entity</th> <th colspan="2">Small Entity</th> <th rowspan="2">Fee Description</th> <th rowspan="2">Fee Paid</th> </tr> <tr> <th>Fee Code</th> <th>Fee (\$)</th> <th>Fee Code</th> <th>Fee (\$)</th> </tr> </thead> <tbody> <tr> <td>101</td> <td>690</td> <td>201</td> <td>345</td> <td>Utility filing fee</td> <td>\$690.00</td> </tr> <tr> <td>106</td> <td>310</td> <td>206</td> <td>155</td> <td>Design filing fee</td> <td></td> </tr> <tr> <td>107</td> <td>480</td> <td>207</td> <td>240</td> <td>Plant filing fee</td> <td></td> </tr> <tr> <td>108</td> <td>690</td> <td>208</td> <td>345</td> <td>Reissue filing fee</td> <td></td> </tr> <tr> <td>114</td> <td>150</td> <td>214</td> <td>75</td> <td>Provisional filing fee</td> <td></td> </tr> <tr> <td colspan="5" style="text-align: right;"><b>SUBTOTAL (1)</b></td> <td><b>(\$ ) 690.00</b></td> </tr> </tbody> </table> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="2">Large Entity</th> <th colspan="2">Small Entity</th> <th rowspan="2">Fee Description</th> <th rowspan="2">Fee Paid</th> </tr> <tr> <th>Fee Code</th> <th>Fee (\$)</th> <th>Fee Code</th> <th>Fee (\$)</th> </tr> </thead> <tbody> <tr> <td>103</td> <td>18</td> <td>203</td> <td>9</td> <td>Claims in excess of 20</td> <td></td> </tr> <tr> <td>102</td> <td>78</td> <td>202</td> <td>39</td> <td>Independent claims in excess of 3</td> <td></td> </tr> <tr> <td>104</td> <td>260</td> <td>204</td> <td>130</td> <td>Multiple Dependent claim, if not paid</td> <td></td> </tr> <tr> <td>109</td> <td>78</td> <td>209</td> <td>39</td> <td>**Reissue independent claims over original patent</td> <td></td> </tr> <tr> <td>110</td> <td>18</td> <td>210</td> <td>9</td> <td>**Reissue claims in excess of 20 and over original patent</td> <td></td> </tr> <tr> <td colspan="5" style="text-align: right;"><b>SUBTOTAL (2)</b></td> <td><b>(\$ ) 1,158.00</b></td> </tr> </tbody> </table>		Large Entity		Small Entity		Fee Description	Fee Paid	Fee Code	Fee (\$)	Fee Code	Fee (\$)	101	690	201	345	Utility filing fee	\$690.00	106	310	206	155	Design filing fee		107	480	207	240	Plant filing fee		108	690	208	345	Reissue filing fee		114	150	214	75	Provisional filing fee		<b>SUBTOTAL (1)</b>					<b>(\$ ) 690.00</b>	Large Entity		Small Entity		Fee Description	Fee Paid	Fee Code	Fee (\$)	Fee Code	Fee (\$)	103	18	203	9	Claims in excess of 20		102	78	202	39	Independent claims in excess of 3		104	260	204	130	Multiple Dependent claim, if not paid		109	78	209	39	**Reissue independent claims over original patent		110	18	210	9	**Reissue claims in excess of 20 and over original patent		<b>SUBTOTAL (2)</b>					<b>(\$ ) 1,158.00</b>	<b>3. SUBTOTAL (3)</b> (\$ )																																																																																							
Large Entity		Small Entity		Fee Description	Fee Paid																																																																																																																																																																																
Fee Code	Fee (\$)	Fee Code	Fee (\$)																																																																																																																																																																																		
101	690	201	345	Utility filing fee	\$690.00																																																																																																																																																																																
106	310	206	155	Design filing fee																																																																																																																																																																																	
107	480	207	240	Plant filing fee																																																																																																																																																																																	
108	690	208	345	Reissue filing fee																																																																																																																																																																																	
114	150	214	75	Provisional filing fee																																																																																																																																																																																	
<b>SUBTOTAL (1)</b>					<b>(\$ ) 690.00</b>																																																																																																																																																																																
Large Entity		Small Entity		Fee Description	Fee Paid																																																																																																																																																																																
Fee Code	Fee (\$)	Fee Code	Fee (\$)																																																																																																																																																																																		
103	18	203	9	Claims in excess of 20																																																																																																																																																																																	
102	78	202	39	Independent claims in excess of 3																																																																																																																																																																																	
104	260	204	130	Multiple Dependent claim, if not paid																																																																																																																																																																																	
109	78	209	39	**Reissue independent claims over original patent																																																																																																																																																																																	
110	18	210	9	**Reissue claims in excess of 20 and over original patent																																																																																																																																																																																	
<b>SUBTOTAL (2)</b>					<b>(\$ ) 1,158.00</b>																																																																																																																																																																																

<b>SUBMITTED BY</b>				<b>Complete (if applicable)</b>	
Typed or Printed Name		Thinh V. Nguyen		Reg. Number	42,034
Signature		Date		Deposit Account User ID	02-2666

Our Ref. No. 042390.P8629X  
Express Mail No.: EL466330900US

UNITED STATES PATENT APPLICATION

FOR

**ATTESTATION KEY MEMORY DEVICE AND BUS**

INVENTORS:

Carl M. Ellison  
Roger A. Golliver  
Howard C. Herbert  
Derrick C. Lin  
Francis X. McKeen  
Gilbert Neiger  
Ken Reneris  
James A. Sutton  
Shreekant S. Thakkar  
Milland Mittal

PREPARED BY:

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP  
12400 Wilshire Blvd., 7th Floor  
Los Angeles, CA 90025-1026  
(714) 557-3800

**ATTESTATION KEY MEMORY DEVICE AND BUS**  
**RELATED APPLICATIONS**

This application is a continuation-in-part of application 09/541,687 filed March 31, 2000.

**BACKGROUND**

**1. Field of the Invention**

This invention relates to microprocessors. In particular, the invention relates to processor security.

**2. Description of Related Art**

Advances in microprocessor and communication technologies have opened up many opportunities for applications that go beyond the traditional ways of doing business. Electronic commerce (E-commerce) and business-to-business (B2B) transactions are now becoming popular, reaching the global markets at a fast rate. Unfortunately, while modern microprocessor systems provide users convenient and efficient methods of doing business, communicating and transacting, they are also vulnerable to unscrupulous attacks. Examples of these attacks include virus, intrusion, security breach, and tampering, to name a few. Computer security, therefore, is becoming more and more important to protect the integrity of the computer systems and increase the trust of users.

Threats caused by unscrupulous attacks may be in a number of forms. Attacks may be remote without requiring physical accesses. An invasive remote-launched attack by hackers may disrupt the normal operation of a system connected to thousands or even millions of users. A virus program may corrupt code and/or data of a single-user platform.

Existing techniques to protect against attacks have a number of drawbacks. Anti-virus programs can only scan and detect known viruses.

Most anti-virus programs use a weak policy in which a file or program is assumed good until proved bad. For many security applications, this weak policy may not be appropriate. In addition, most anti-virus programs are used locally where they are resident in the platform. This may not be suitable in a group work environment. Security co-processors or smart cards using cryptographic or other security techniques have limitations in speed performance, memory capacity, and flexibility. Redesigning operating systems creates software compatibility issues and causes tremendous investment in development efforts.

042390.P8629X

## **BRIEF DESCRIPTION OF THE DRAWINGS**

The features and advantages of the present invention will become apparent from the following detailed description of the present invention in which:

Figure 1A is a diagram illustrating a logical architecture according to one embodiment of the invention.

Figure 1B is a diagram illustrating accessibility of various elements in the operating system and the processor according to one embodiment of the invention.

Figure 1C is a diagram illustrating a computer system in which one embodiment of the invention can be practiced.

Figure 2 is a diagram illustrating the token bus interface shown in Figure 1C according to one embodiment of the invention.

Figure 3 is a diagram illustrating the configuration storage shown in Figure 2 according to one embodiment of the invention.

Figure 4 is a diagram illustrating the signing operation shown in Figure 3 according to one embodiment of the invention.

Figure 5 is a diagram illustrating the status register shown in Figure 3 according to one embodiment of the invention.

## DETAILED DESCRIPTION

In the following description, for purposes of explanation, numerous details are set forth in order to provide a thorough understanding of the present invention. However, it will be apparent to one skilled in the art that these specific details are not required in order to practice the present invention. In other instances, well-known electrical structures and circuits are shown in block diagram form in order not to obscure the present invention.

## ARCHITECTURE OVERVIEW

One principle for providing security in a computer system or platform is the concept of an isolated execution architecture. The isolated execution architecture includes logical and physical definitions of hardware and software components that interact directly or indirectly with an operating system of the computer system or platform. An operating system and the processor may have several levels of hierarchy, referred to as rings, corresponding to various operational modes. A ring is a logical division of hardware and software components that are designed to perform dedicated tasks within the operating system. The division is typically based on the degree or level of privilege, namely, the ability to make changes to the platform. For example, a ring-0 is the innermost ring, being at the highest level of the hierarchy. Ring-0 encompasses the most critical, privileged components. In addition, modules in Ring-0 can also access to lesser privileged data, but not vice versa. Ring-3 is the outermost ring, being at the lowest level of the hierarchy. Ring-3 typically encompasses users or applications level and executes the least trusted code. It is noted that the level of the ring hierarchy is independent to the level of the security protection of that ring.

Figure 1A is a diagram illustrating a logical operating architecture 50 according to one embodiment of the invention. The logical operating

architecture 50 is an abstraction of the components of an operating system and the processor. The logical operating architecture 50 includes ring-0 10, ring-1 20, ring-2 30, ring-3 40, and a processor nub loader 52. The processor nub loader 52 is an instance of a processor executive (PE) handler. The PE handler is used to handle and/or manage a processor executive (PE) as will be discussed later. The logical operating architecture 50 has two modes of operation: normal execution mode and isolated execution mode. Each ring in the logical operating architecture 50 can operate in both modes. The processor nub loader 52 operates only in the isolated execution mode.

Ring-0 10 includes two portions: a normal execution Ring-0 11 and an isolated execution Ring-0 15. The normal execution Ring-0 11 includes software modules that are critical for the operating system, usually referred to as kernel. These software modules include primary operating system (e.g., kernel) 12, software drivers 13, and hardware drivers 14. The isolated execution Ring-0 15 includes an operating system (OS) nub 16 and a processor nub 18. The OS nub 16 and the processor nub 18 are instances of an OS executive (OSE) and processor executive (PE), respectively. The OSE and the PE are part of executive entities that operate in a secure environment associated with the isolated area 70 and the isolated execution mode. The processor nub loader 52 is a protected bootstrap loader code held within a chipset in the system and is responsible for loading the processor nub 18 from the processor or chipset into an isolated area as will be explained later.

Similarly, ring-1 20, ring-2 30, and ring-3 40 include normal execution ring-1 21, ring-2 31, ring-3 41, and isolated execution ring-1 25, ring-2 35, and ring-3 45, respectively. In particular, normal execution ring-3 includes N applications 42<sub>1</sub> to 42<sub>N</sub> and isolated execution ring-3 includes K applets 46<sub>1</sub> to 46<sub>K</sub>.





The isolated mode applets  $46_1$  to  $46_K$  and their data are tamper-resistant and monitor-resistant from all software attacks from other applets, as well as from non-isolated-space applications (e.g.,  $42_1$  to  $42_N$ ), drivers and even the primary operating system 12. The software that can interfere with or monitor the applet's execution is the processor nub loader 52, processor nub 18 or the operating system nub 16.

Figure 1B is a diagram illustrating accessibility of various elements in the operating system 10 and the processor according to one embodiment of the invention. For illustration purposes, only elements of ring-0 10 and ring-3 40 are shown. The various elements in the logical operating architecture 50 access an accessible physical memory 60 according to their ring hierarchy and the execution mode.

The accessible physical memory 60 includes an isolated area 70 and a non-isolated area 80. The isolated area 70 includes applet pages 72 and nub pages 74. The non-isolated area 80 includes application pages 82 and operating system pages 84. The isolated area 70 is accessible only to elements of the operating system and processor operating in isolated execution mode. The non-isolated area 80 is accessible to all elements of the ring-0 operating system and to the processor.

The normal execution ring-0 11 including the primary OS 12, the software drivers 13, and the hardware drivers 14, can access both the OS pages 84 and the application pages 82. The normal execution ring-3, including applications  $42_1$  to  $42_N$ , can access only to the application pages 82. Generally applications can only access to their own pages, however, the OS typically provides services for sharing memory in controlled methods. Both the normal execution ring-0 11 and ring-3 41, however, cannot access the isolated area 70.



architecture. In one embodiment, the processor 110 is compatible with an Intel Architecture (IA) processor, such as the Pentium™ series, the IA-32™ and the IA-64™. The processor 110 includes a normal execution mode 112 and an isolated execution circuit 115. The normal execution mode 112 is the mode in which the processor 110 operates in a non-secure environment, or a normal environment without the security features provided by the isolated execution mode. The isolated execution circuit 115 provides a mechanism to allow the processor 110 to operate in an isolated execution mode. The isolated execution circuit 115 provides hardware and software support for the isolated execution mode. This support includes configuration for isolated execution, definition of an isolated area, definition (e.g., decoding and execution) of isolated instructions, generation of isolated access bus cycles, and access checking.

In one embodiment, the computer system 100 can be a single processor system, such as a desktop computer, which has only one main central processing unit, e.g. processor 110. In other embodiments, the computer system 100 can include multiple processors, e.g. processors 110, 110a, 110b, etc., as shown in Figure 1C. Thus, the computer system 100 can be a multi-processor computer system having any number of processors. For example, the multi-processor computer system 100 can operate as part of a server or workstation environment. The basic description and operation of processor 110 will be discussed in detail below. It will be appreciated by those skilled in the art that the basic description and operation of processor 110 applies to the other processors 110a and 110b, shown in Figure 1C, as well as any number of other processors that may be utilized in the multi-processor computer system 100 according to one embodiment of the present invention.



aborts any access to the isolated area that does not have the isolated access bus mode asserted.

The system memory 140 stores system code and data. The system memory 140 is typically implemented with dynamic random access memory (DRAM) or static random access memory (SRAM). The system memory 140 includes the accessible physical memory 60 (shown in Figure 1B). The accessible physical memory includes a loaded operating system 142, the isolated area 70 (shown in Figure 1B), and an isolated control and status space 148. The loaded operating system 142 is the portion of the operating system that is loaded into the system memory 140. The loaded OS 142 is typically loaded from a mass storage device via some boot code in a boot storage such as a boot read only memory (ROM). The isolated area 70, as shown in Figure 1B, is the memory area that is defined by the processor 110 when operating in the isolated execution mode. Access to the isolated area 70 is restricted and is enforced by the processor 110 and/or the MCH 130 or other chipset that integrates the isolated area functionalities. The isolated control and status space 148 is an input/output (I/O)-like, independent address space defined by the processor 110. The isolated control and status space 148 contains mainly the isolated execution control and status registers. The isolated control and status space 148 does not overlap any existing address space and is accessed using the isolated bus cycles. The system memory 140 may also include other programs or data that are not shown.

The ICH 150 represents a known single point in the system having the isolated execution functionality. For clarity, only one ICH 150 is shown. The system 100 may have many ICH's similar to the ICH 150. When there are multiple ICH's, a designated ICH is selected to control the isolated area configuration and status. In one embodiment, this selection is performed by an external strapping pin. As is known by one skilled in the art, other







42<sub>1</sub> to 42<sub>N</sub>), applets (e.g., applets 46<sub>1</sub> to 46<sub>K</sub>) and operating systems. The mass storage device 170 may include compact disk (CD) ROM 172, floppy diskettes 174, and hard drive 176, and any other storage devices. The mass storage device 170 provides a mechanism to read machine-readable media. When implemented in software, the elements of the present invention are the code segments to perform the necessary tasks. The program or code segments can be stored in a processor readable medium or transmitted by a computer data signal embodied in a carrier wave, or a signal modulated by a carrier, over a transmission medium. The "processor readable medium" may include any medium that can store or transfer information. Examples of the processor readable medium include an electronic circuit, a semiconductor memory device, a ROM, a flash memory, an erasable programmable ROM (EPROM), a floppy diskette, a compact disk CD-ROM, an optical disk, a hard disk, a fiber optical medium, a radio frequency (RF) link, etc. The computer data signal may include any signal that can propagate over a transmission medium such as electronic network channels, optical fibers, air, electromagnetic, RF links, etc. The code segments may be downloaded via computer networks such as the Internet, an Intranet, etc.

I/O devices 175 may include any I/O devices to perform I/O functions. Examples of I/O devices 175 include a controller for input devices (e.g., keyboard, mouse, trackball, pointing device), media card (e.g., audio, video, graphics), a network card, and any other peripheral controllers.

The token bus 180 provides an interface between the ICH 150 and various tokens in the system. A token is a device that performs dedicated input/output functions with security functionalities. A token has characteristics similar to a smart card, including at least one reserved-purpose public/private key pair and the ability to sign data with the private key. Examples of tokens connected to the token bus 180 include a motherboard token 182, a token

reader 184, and other portable tokens 186 (e.g., smart card). The token bus interface 159 in the ICH 150 connects through the token bus 180 to the ICH 150 and ensures that when commanded to prove the state of the isolated execution, the corresponding token (e.g., the motherboard token 182, the token 186) signs only valid isolated digest information. For purposes of security, the token should be connected to the digest memory via the token bus 180.

### ATTESTATION KEY MEMORY (AKM) DEVICE AND BUS

In an embodiment of the present invention, a technique is provided for remote attestation. The remote attestation is performed by a device operating in a remote manner with respect to the MCH 130 and the ICH 150 (Figure 1C). Examples of this device include one of the tokens 186. This device is referred to as an attestation key memory (AKM) device. This remote attestation is performed by using a public-private key pair to attest that the isolated execution mode is running with a particular software configuration. Depending on the need of the software utilizing the attestation, the results can be bonded to the platform embodying the secure environment such that future attestation is not required unless there is a significant change in the software configuration. The AKM device contains one or more key pair and may be inserted into the platform by the end user needed to perform the attestation.

The AKM device allows a user to validate the integrity of the isolated area. It able to use the hardware to validate the state of the software. The AKM device provide a simple model for users to understand when there are privacy and anonymity issues. In addition, the AKM device offers some advantages and benefits over a non-pluggable device approach. It also prevents spoofing by emulation software. The AKM device remotely attests

by getting the state of the software broadcast to the remote server. This is done by the NUB and some network interface.

The benefits of using an AKM device includes: distribution of the private key, replacement or removal of the private key if desired, usage of more than one key if desired, remote verification of software on an unknown machine by a remote server, provision of value-added features via the interface bus (e.g., the token bus 180 shown in Figure 1C). The AKM device may be removed or fixed on the motherboard.

In an embodiment of the present invention, an interface maps a device (e.g., the AKM device) via a bus (e.g., the token bus 180 shown in Figure 1C) to an address space of a chipset (e.g., the ICH 150 shown in Figure 1C) in a secure environment for an isolated execution mode. The secure environment is associated with an isolated memory area accessible by at least one processor. A communication storage corresponding to the address space allows the device to exchange security information with the at least one processor in the isolated execution mode in a remote attestation.

Figure 2 is a diagram illustrating the token bus interface 159 shown in Figure 1C according to one embodiment of the invention. The token bus interface 159 includes an interface 210, a communication storage 220, and a chipset storage 270.

The interface 210 provides an interface between an external device (e.g., the tokens 186 shown in Figure 1C) coupled to the token bus 180 (Figure 1C and the chipset (e.g., the ICH 150)). The interface 210 includes a decoder 212. The decoder 212 decodes the address space onto the bus 180 so that an access to the chipset is passed to the external device. Typically the address space is a subset of the address space of the chipset 150. In

addition, the decoder 212 allows the device 186 to access the chipset storage 270.

The communication storage 220 is mapped to the address space and allows the device 186 to exchange security information with the chipset 150 or the processor 110. The communication storage 220 includes a configuration storage 230, a status register 240, a command register 250, and an input/output block (IOB) 260. The configuration storage 230 stores configuration information 232. The status register 240 stores device status 242. The command register 250 stores device command 252. The IOB 260 stored input data 262 and output data 264.

The chipset storage 270 stores chipset information such as the system digest in the digest memory 154 (Figure 1C). In particular, the chipset storage 270 includes a processor nub loader hash 272, a chipset hash log 274, a software hash 276, and a nonce 278. The processor nub loader hash 272 and the chipset hash log 274 can be read directly by the AKM device 186 and cannot be intercepted by the running software. The software hash 276 and the nonce 278 are provided by the processor nub 18 (Figure 1A). Furthermore, additional hash registers may be provided for other software hashes.

Figure 3 is a diagram illustrating the configuration storage 230 shown in Figure 2 according to one embodiment of the invention. The configuration storage 230 includes a manufacturer identifier 310, a revision identifier 320, an interface set identifier 330, a static public key 340, and a static key certificate 350. The configuration storage includes a plurality of sub-storages (e.g., public key storage, key certificate storage, interface set storage, revision storage). Typically, the configuration storage 230 is read-only. This device can be attached to the bus 180 and made removable. A removable device is important for proving a platform.

The manufacturer identifier 310 identifies the manufacturer of the AKM device 186. The revision identifier 320 provides a revision number of the AKM device 186. The interface set identifier 330 identifies the interface set that is supported by the device 186. The static public key 340 is a public key with a short key identification. The key certificate 350 is a key certificate with a short key identification.

The interface set identified by the interface set identifier 330 identifies may include an initialization set 360, an attestation set 370, and a device interface set 380. For a typical remote attestation, the initialization set 360 is needed. The initialization set 360 may be hardcoded and is used to reset and initialize the device. The initialization set 360 includes an idle state 362, a reset command 364, a connect command 366, and a reserved operation 368. The idle state 362 indicates that the device is not performing any meaningful operation and is idle. The reset command 364 causes the device to reset and perform a self-test operation. The connect command 366 sets the connect bit in the status register 240. The reserved operation 368 is to be reserved for other operations or commands or for non-implemented operation. A command that corresponds to the reserved operation 368 results in a "not-supported" error.

The attestation set 370 includes a signing operation 372, a public key enumeration 374, and a key certificate enumeration 376. The signing operation 372 provides the remote attestation to verify the validity of the platform running a particular software in the secure environment. The public key enumeration 374 enumerates any additional public keys that are not part of the static configuration information 232 (shown in Figure 2). The key certificate enumeration 376 enumerates any additional key certificates that are not part of the static configuration information 232 (shown in Figure 2).

The device interface set 380 is any additional interface set that can be supported by the AKM device in addition to the initialization set 360 and the attestation set 370.

When the device receives a command, it performs the operation as specified. During this time, the device may update the status register to report any conditions. When the operation is completed, the device writes the result in the IOB 260, clears a time estimate in the status register (discussed below), and clears the command register. When the host processor 110 polls the command register, a zero value indicates the device is idle. The processor 110 then can check the status register 240 for any device fatal error. If there is no fatal error, the host then reads the results from the IOB 260. Alternatively, the device can read the registers and decide whether or not the platform is safe.

Figure 4 is a diagram illustrating the signing operation 372 shown in Figure 3 according to one embodiment of the invention. The signing operation 372 includes a hash function 410 and a cryptographic function 420.

The hash function 410 performs hashing on the processor nub loader hash 272, the chipset hash log 274, the software hash 276, and the nonce 278. The result of this hashing operation is then encrypted by the cryptographic function 420 using the private key 280 stored in the chipset. The result of the encryption becomes the output data 264 to be stored in the IOB 260. When the signing operation 372 is complete, the processor nub 18 retrieves the result from the IOB 260.

Figure 5 is a diagram illustrating the status register shown in Figure 3 according to one embodiment of the invention. The status register 240 includes a self-test field 510, a connection field 520, an estimate field 530, and a reserved field 540.

The self-test field 510 provides a result of the self-test operation in response to the reset command. The result may include a failure. When there is a failure, all results from the device are ignored. This failure code is typically reset by a reset command or a system reset. The connection field 520 indicates that the device is responsive to the connect command. The estimate field 530 provides an estimate in some time unit (e.g., milliseconds) to indicate how long a current operation is expected to take. For example, a value zero indicates that it is less than a millisecond to complete. The reserved field 540 is reserved for future use.

While this invention has been described with reference to illustrative embodiments, this description is not intended to be construed in a limiting sense. Various modifications of the illustrative embodiments, as well as other embodiments of the invention, which are apparent to persons skilled in the art to which the invention pertains are deemed to lie within the spirit and scope of the invention.

## CLAIMS

What is claimed is:

- 1           1.       An apparatus comprising:
  - 2               an interface to map a device via a bus to an address space of a chipset in
  - 3               a secure environment for an isolated execution mode, the secure environment
  - 4               being associated with an isolated memory area accessible by at least one
  - 5               processor, the at least one processor operating in one of a normal execution
  - 6               mode and the isolated execution mode; and
  - 7               a communication storage corresponding to the address space to allow the
  - 8               device to exchange security information with the at least one processor in the
  - 9               isolated execution mode in a remote attestation.
- 1           2.       The apparatus of claim 1 wherein the security information includes
- 2               at least one of a static public key and a static key certificate.
- 1           3.       The apparatus of claim 2 wherein the interface comprises:
  - 2               a decoder to decode the address space onto the bus so that an access to
  - 3               the chipset is passed to the device.
- 1           4.       The apparatus of claim 3 wherein the device accesses a chipset
- 2               storage via the address space.



1           5.     The apparatus of claim 4 wherein the communication storage  
2 comprises:

3           a configuration storage to store device configuration information.

1           6.     The apparatus of claim 5 wherein the communication storage  
2 further comprises:

3           a status register to store device status of the device;

4           a command register to store a device command for a command interface  
5 set; and

6           an input/output block (IOB) to store input and output data corresponding  
7 to the command.

1           7.     The apparatus of claim 6 wherein the configuration storage  
2 comprises:

3           a public key storage to store the static public key;

4           a key certificate storage to store the static key certificate; and

5           an interface set storage to store an interface set identifier, the interface  
6 set identifier identifying a command interface set supported by the device.

1           8.     The apparatus of claim 7 wherein the configuration storage further  
2 comprises:

3           a manufacturer identifier storage to store a manufacturer identifier; and  
4           a revision storage to store a revision identifier.

1           9.     The apparatus of claim 7 wherein the command interface set is an  
2 initialization set, the initialization set supporting a reset command and a connect  
3 command.

1           10.    The apparatus of claim 7 wherein the command interface set is an  
2 attestation set, the attestation set performing at least one of a public key  
3 enumeration, a key certificate enumeration, and a signing operation.

1           11.    The apparatus of claim 10 wherein the status register comprises:  
2           a connection field to provide a connection status to indicate that the  
3 device is responsive to the connect command; and  
4           an estimate field to provide an estimate of processing time for an  
5 operation specified in the command.



1           17.    The apparatus of claim 16 wherein the chipset parameter is one of  
2   a chipset isolated nub loader hash, a chipset isolated hash log, a software hash,  
3   and a nonce.

1           18.    The apparatus of claim 17 wherein the chipset isolated nub loader  
2   hash and the chipset isolated hash log are stored in the chipset storage.

1           19.    The apparatus of claim 18 wherein the software hash and the  
2   nonce are provided by a process nub.

1           20.    The apparatus of claim 3 wherein the device accesses a remote  
2   server via the address space.

1           21.    A method comprising:  
  
2           mapping a device via a bus to an address space of a chipset in a secure  
3   environment for an isolated execution mode, the secure environment being  
4   associated with an isolated memory area accessible by at least one processor,  
5   the at least one processor operating in one of a normal execution mode and the  
6   isolated execution mode; and

7            exchanging security information between the device and the at least one  
8   processor in the isolated execution mode in a remote attestation via a  
9   communication storage corresponding to the address space.

1            22.    The method of claim 21 wherein the security information includes  
2   at least one of a static public key and a static key certificate.

1            23.    The method of claim 22 wherein mapping comprises:  
2            decoding the address space onto the bus so that an access to the chipset  
3   is passed to the device.

1            24.    The method of claim 23 wherein the device accesses a chipset  
2   storage via the address space.

1            25.    The method of claim 24 wherein exchanging comprises:  
2            storing device configuration information in a configuration storage.

1            26.    The method of claim 25 wherein exchanging further comprises:  
2            storing device status of the device in a status register;

3 performing a device command corresponding to a command interface set  
4 to a command register; and  
  
5 storing input and output data corresponding to the command in an  
6 input/output block (IOB).

1 27. The method of claim 26 wherein storing in the configuration storage  
2 comprises:

3 storing the static public key in a public key storage;  
  
4 storing the static key certificate in a key certificate storage; and  
  
5 storing an interface set identifier in an interface set storage, the interface  
6 set identifier identifying a command interface set supported by the device.

1 28. The method of claim 27 wherein storing in the configuration storage  
2 further comprises:

3 storing a manufacturer identifier in a manufacturer identifier storage; and  
  
4 storing a revision identifier in a revision storage.

1 29. The method of claim 27 wherein performing the device command  
2 comprises performing a reset command and a connect command corresponding  
3 to an initialization set.



35. The method of claim 30 wherein performing the sign operation comprises generating a signature to attest validity of the secure environment using a private key provided by the chipset.

1           36.    The method of claim 35 wherein the signature corresponds to  
2    signing a chipset parameter.

1           37.     The method of claim 36 wherein the chipset parameter is one of a  
2     chipset isolated nub loader hash, a chipset isolated hash log, a software hash,  
3     and a nonce.

1           38.    The method of claim 37 wherein the chipset isolated nub loader  
2   hash and the chipset isolated hash log are stored in the chipset storage.



1           39.    The method of claim 38 wherein the software hash and the nonce  
2   are provided by a process nub.

1           40.    The method of claim 23 wherein the device accesses a remote  
2   server via the address space.

1           41.    A computer program product comprising:  
2           a machine readable medium having program code embedded therein, the  
3   computer program product comprising:

4           computer readable program code for mapping a device via a bus to an  
5   address space of a chipset in a secure environment for an isolated execution  
6   mode, the secure environment being associated with an isolated memory area  
7   accessible by at least one processor, the at least one processor operating in one  
8   of a normal execution mode and the isolated execution mode; and

9           computer readable program code for exchanging security information  
10   between the device and the at least one processor in the isolated execution  
11   mode in a remote attestation via a communication storage corresponding to the  
12   address space.

1           42.    The computer program product of claim 41 wherein the security  
2   information includes at least one of a static public key and a static key certificate.

1           43.    The computer program product of claim 42 wherein the computer  
2   readable program code for mapping comprises:

3           computer readable program code for decoding the address space onto  
4   the bus so that an access to the chipset is passed to the device.

1           44.    The computer program product of claim 43 wherein the device  
2   accesses a chipset storage via the address space.

1           45.    The computer program product of claim 44 wherein the computer  
2   readable program code for exchanging comprises:

3           computer readable program code for storing device configuration  
4   information in a configuration storage.

1           46.    The computer program product of claim 45 wherein the computer  
2   readable program code for exchanging further comprises:

3 computer readable program code for storing device status of the device in  
4 a status register;

5 computer readable program code for performing a device command  
6 corresponding to a command interface set to a command register; and

7 computer readable program code for storing input and output data  
8 corresponding to the command in an input/output block (IOB).

1 47. The computer program product of claim 46 wherein the computer  
2 readable program code for storing in the configuration storage comprises:

3 computer readable program code for storing the static public key in a  
4 public key storage;

5 computer readable program code for storing the static key certificate in a  
6 key certificate storage; and

7 computer readable program code for storing an interface set identifier in  
8 an interface set storage, the interface set identifier identifying a command  
9 interface set supported by the device.

1 48. The computer program product of claim 47 wherein the computer  
2 readable program code for storing in the configuration storage further comprises:

3 computer readable program code for storing a manufacturer identifier in a  
4 manufacturer identifier storage; and

5 computer readable program code for storing a revision identifier in a  
6 revision storage.

1 49. The computer program product of claim 47 wherein the computer  
2 readable program code for performing the device command comprises  
3 performing a reset command and a connect command corresponding to an  
4 initialization set.

1 50. The computer program product of claim 47 wherein the computer  
2 readable program code for performing the device command comprises  
3 performing at least one of a public key enumeration, a key certificate  
4 enumeration, and a signing operation, the public key enumeration, the key  
5 certificate enumeration, and the signing operation corresponding to an  
6 attestation set.

1 51. The computer program product of claim 50 wherein the computer  
2 readable program code for storing the device status comprises:

3 computer readable program code for providing a connection status to  
4 indicate that the device is responsive to the connect command; and

5 computer readable program code for providing an estimate of processing  
6 time for an operation specified in the command.

1           52.    The computer program product of claim 51 wherein the computer  
2   readable program code for storing the device status further comprises:  
  
3           computer readable program code for indicating status of a self test in  
4   response to the reset command.

1           53.    The computer program product of claim 50 wherein the computer  
2   readable program code for performing the public key enumeration comprises  
3   enumerating an additional public key other than the static public key.

1           54.    The computer program product of claim 50 wherein the computer  
2   readable program code for performing the key certificate enumeration comprises  
3   enumerating an additional key certificate other than the static key certificate.

1           55.    The computer program product of claim 50 wherein the computer  
2   readable program code for performing the sign operation comprises generating a  
3   signature to attest validity of the secure environment using a private key provided  
4   by the chipset.

1           56.    The computer program product of claim 55 wherein the signature  
2   corresponds to signing a chipset parameter.

1            57.    The computer program product of claim 56 wherein the chipset  
2    parameter is one of a chipset isolated nub loader hash, a chipset isolated hash  
3    log, a software hash, and a nonce.

1            58.    The computer program product of claim 57 wherein the chipset  
2    isolated nub loader hash and the chipset isolated hash log are stored in the  
3    chipset storage.

1            59.    The computer program product of claim 58 wherein the software  
2    hash and the nonce are provided by a process nub.

1            60.    The computer program product of claim 43 wherein the device  
2    accesses a remote server via the address space.

1            61.    A system comprising:  
  
2            at least one processor operating in a secure environment, the at least one  
3    processor having one of a normal execution mode and an isolated execution  
4    mode;

5 a memory coupled to the at least one processor, the memory having an  
6 isolated memory area accessible to the at least one processor in the isolated  
7 execution mode; and

8 a chipset coupled to the at least one processor and the memory, the  
9 chipset having a circuit, the circuit comprising:

10 an interface to map a device via a bus to an address space of the  
11 chipset in the secure environment, and

12 a communication storage corresponding to the address space to  
13 allow the device to exchange security information with the at least  
14 one processor in the isolated execution mode in a remote  
15 attestation.

1 62. The system of claim 61 wherein the security information includes at  
2 least one of a static public key and a static key certificate.

1 63. The system of claim 62 wherein the interface comprises:

2 a decoder to decode the address space onto the bus so that an access to  
3 the chipset is passed to the device.

1 64. The system of claim 63 wherein the device accesses a chipset  
2 storage via the address space.

1           65.    The system of claim 64 wherein the communication storage  
2 comprises:  
3           a configuration storage to store device configuration information.

1           66.    The system of claim 65 wherein the communication storage further  
2 comprises:  
3           a status register to store device status of the device;  
4           a command register to store a device command for a command interface  
5 set; and  
6           an input/output block (IOB) to store input and output data corresponding  
7 to the command.

1           67.    The system of claim 66 wherein the configuration storage  
2 comprises:  
3           a public key storage to store the static public key;  
4           a key certificate storage to store the static key certificate; and  
5           an interface set storage to store an interface set identifier, the interface  
6 set identifier identifying a command interface set supported by the device.



1           68.    The system of claim 67 wherein the configuration storage further  
2 comprises:

3           a manufacturer identifier storage to store a manufacturer identifier; and  
4           a revision storage to store a revision identifier.

1           69.    The system of claim 67 wherein the command interface set is an  
2 initialization set, the initialization set supporting a reset command and a connect  
3 command.

1           70.    The system of claim 67 wherein the command interface set is an  
2 attestation set, the attestation set performing at least one of a public key  
3 enumeration, a key certificate enumeration, and a signing operation.

1           71.    The system of claim 70 wherein the status register comprises:

2           a connection field to provide a connection status to indicate that the  
3 device is responsive to the connect command; and

4           an estimate field to provide an estimate of processing time for an  
5 operation specified in the command.

1           72.    The system of claim 71 wherein the status register further  
2 comprises:  
3           a self-test field to indicate status of a self test in response to the reset  
4 command.

1           73.    The system of claim 70 wherein the public key enumeration  
2 enumerates an additional public key other than the static public key.

1           74.    The system of claim 70 wherein the key certificate enumeration  
2 enumerates an additional key certificate other than the static key certificate.

1           75.    The system of claim 70 wherein the sign operation generates a  
2 signature to attest validity of the secure environment using a private key provided  
3 by the chipset.


1           76.    The system of claim 75 wherein the signature corresponds to  
2 signing a chipset parameter.

1           78.    The system of claim 77 wherein the chipset isolated nub loader  
2   hash and the chipset isolated hash log are stored in the chipset storage.

1           80.    The system of claim 63 wherein the device accesses a remote  
2   server via the address space.

## ABSTRACT OF THE DISCLOSURE

In an embodiment of the present invention, a technique is provided for remote attestation. An interface maps a device via a bus to an address space of a chipset in a secure environment for an isolated execution mode. The secure environment is associated with an isolated memory area accessible by at least one processor. The at least one processor operates in one of a normal execution mode and the isolated execution mode. A communication storage corresponding to the address space allows the device to exchange security information with the at least one processor in the isolated execution mode in a remote attestation.






FIG. 1B




FIG. 1C




Fig. 2








Fig. 4

SELF-TEST 510	CONNECTED 520	ESTIMATE 530	RESERVED 540
------------------	------------------	-----------------	-----------------

Fig. 5

## DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION (CONTINUATION-IN-PART)

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below, next to my name.

I believe I am the original, first, and sole inventor (if only one name is listed below) or any original, first, and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

### ATTESTATION KEY MEMORY DEVICE AND BUS

the specification of which

☒ is attached hereto.  
☐ was filed on \_\_\_\_\_ as  
 United States Application Number \_\_\_\_\_  
 or PCT International Application Number \_\_\_\_\_  
 and was amended on \_\_\_\_\_  
 (if applicable)

That this application in part discloses and claims subject matter disclosed in my earlier filed pending application:

Application No.: 09/541,687  
 Filed: 3/31/2000

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

That as to the subject matter of this application which is common to said earlier application, I do not know and do not believe that the same was ever known or used in the United States of America before my invention thereof, or patented or described in any printed publication in any country before my invention thereof or more than one year prior to this application, that the same was not in public use or on sale in the United States of America more than one year prior to this application, and

That said common subject matter has not been patented or made the subject of an inventor's certificate issued before the date of said earlier application in any country foreign to the United States of America on an application filed by me or my legal representatives or assigns more than twelve months prior to said earlier application;

I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, Section 119, of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

APPLICATION NUMBER	COUNTRY (OR INDICATE IF PCT)	DATE OF FILING (day, month, year)	PRIORITY CLAIMED UNDER 37 USC 119
			<input type="checkbox"/> No <input type="checkbox"/> Yes
			<input type="checkbox"/> No <input type="checkbox"/> Yes
			<input type="checkbox"/> No <input type="checkbox"/> Yes

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application:

APPLICATION NUMBER	FILING DATE	STATUS (ISSUED, PENDING, ABANDONED)

I hereby appoint the persons listed on Appendix A hereto (which is incorporated by reference and a part of this document) as my respective patent attorneys and patent agents, with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith.

Send correspondence to:

Thinh V. Nguyen, Reg. No. 42,034, BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN, LLP  
(Name of Attorney or Agent)  
12400 Wilshire Boulevard, 7th Floor, Los Angeles, California 90025 and direct telephone calls to:  
Thinh V. Nguyen, (714) 557-3800.  
(Name of Attorney or Agent)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of Sole/First Inventor (given name, family name) Carl M. Ellison

Inventor's Signature \_\_\_\_\_ Date \_\_\_\_\_

Residence Portland, Oregon USA Citizenship USA  
(City, State) (Country)

P. O. Address 1818 N.W. 28th Avenue  
Portland, Oregon 97210-2214 USA

Full Name of Second/Joint Inventor (given name, family name) Roger A. Golliver

Inventor's Signature \_\_\_\_\_ Date \_\_\_\_\_

Residence Beaverton, Oregon USA Citizenship USA  
(City, State) (Country)

P. O. Address 13340 S. W. Violet Ct.  
Beaverton, Oregon 97008 USA

**Full Name of Third/Joint Inventor** (given name, family name) Howard C. Herbert

Inventor's Signature \_\_\_\_\_ Date \_\_\_\_\_

Residence Phoenix, Arizona USA Citizenship USA  
(City, State) (Country)

P. O. Address 16817 South 1st Drive  
Phoenix, Arizona 85045 USA

**Full Name of Fourth/Joint Inventor** (given name, family name) Derrick C. Lin

Inventor's Signature \_\_\_\_\_ Date \_\_\_\_\_

Residence San Mateo, California USA Citizenship USA  
(City, State) (Country)

P. O. Address 1737 Oakwood Drive  
San Mateo, California 94403 USA

**Full Name of Fifth/Joint Inventor** (given name, family name) Francis X. McKeen

Inventor's Signature \_\_\_\_\_ Date \_\_\_\_\_

Residence Portland, Oregon USA Citizenship USA  
(City, State) (Country)

P. O. Address 10612 N. W. LeMans Ct.  
Portland, Oregon 97229 USA

**Full Name of Sixth/Joint Inventor** (given name, family name) Gilbert Neiger

Inventor's Signature \_\_\_\_\_ Date \_\_\_\_\_

Residence Portland, Oregon USA Citizenship USA  
(City, State) (Country)

P. O. Address 2424 N. E. 11th Avenue  
Portland, Oregon 97212 USA

**Full Name of Seventh/Joint Inventor** (given name, family name) Ken Reneris

Inventor's Signature \_\_\_\_\_ Date \_\_\_\_\_

Residence Wilbraham, Massachusetts USA Citizenship USA  
(City, State) (Country)

P. O. Address 8 Red Gap Road  
Wilbraham, Massachusetts 01095 USA

**Full Name of Eighth/Joint Inventor** (given name, family name) James A. Sutton

Inventor's Signature \_\_\_\_\_ Date \_\_\_\_\_

Residence Portland, Oregon USA Citizenship USA  
(City, State) (Country)

P. O. Address 20205 N. W. Paulina Drive  
Portland, Oregon 97229 USA

**Full Name of Ninth/Joint Inventor** (given name, family name) Shreekant S. Thakkar

Inventor's Signature \_\_\_\_\_ Date \_\_\_\_\_

Residence Portland, Oregon USA Citizenship United Kingdom  
(City, State) (Country)

P. O. Address 150 S.W. Moonridge Place  
Portland, Oregon 92775 USA

**Full Name of Tenth/Joint Inventor** (given name, family name) Millind Mittal

Inventor's Signature \_\_\_\_\_ Date \_\_\_\_\_

Residence Palo Alto, CA USA Citizenship USA  
(City, State) (Country)

P. O. Address 800 E. Charleston Road, #29  
Palo Alto, CA 94303 USA

## Appendix A

I hereby appoint BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP, a firm including: William E. Alford, Reg. No. 37,764; Farzad E. Amini, Reg. No. 42,261; William Thomas Babbitt, Reg. No. 39,591; Carol F. Barry, Reg. No. 41,600; Jordan Michael Becker, Reg. No. 39,602; Lisa N. Benado, Reg. No. 39,995; Bradley J. Bereznak, Reg. No. 33,474; Michael A. Bernadicou, Reg. No. 35,934; Roger W. Blakely, Jr., Reg. No. 25,831; R. Alan Burnett, Reg. No. 46,149; Gregory D. Caldwell, Reg. No. 39,926; Andrew C. Chen, Reg. No. 43,544; Thomas M. Coester, Reg. No. 39,637; Donna Jo Coningsby, Reg. No. 41,684; Dennis M. deGuzman, Reg. No. 41,702; Stephen M. De Klerk, Reg. No. P46,503; Michael Anthony DeSanctis, Reg. No. 39,957; Daniel M. De Vos, Reg. No. 37,813; Sanjeet Dutta, Reg. No. P46,145; Matthew C. Fagan, Reg. No. 37,542; Tarek N. Fahmi, Reg. No. 41,402; George Fountain, Reg. No. 36,374; Paramita Ghosh, Reg. No. 42,806; James Y. Go, Reg. No. 40,621; James A. Henry, Reg. No. 41,064; Willmore F. Holbrow III, Reg. No. P41,845; Sheryl Sue Holloway, Reg. No. 37,850; George W. Hoover II, Reg. No. 32,992; Eric S. Hyman, Reg. No. 30,139; William W. Kidd, Reg. No. 31,772; Sang Hui Kim, Reg. No. 40,450; Walter T. Kim, Reg. No. 42,731; Eric T. King, Reg. No. 44,188; Erica W. Kuo, Reg. No. 42,775; George B. Leavell, Reg. No. 45,436; Gordon R. Lindeen III, Reg. No. 33,192; Jan Carol Little, Reg. No. 41,181; Kurt P. Leyendecker, Reg. No. 42,799; Joseph Lutz, Reg. No. 43,765; Michael J. Mallie, Reg. No. 36,591; Andre L. Marais, under 37 C.F.R. § 10.9(b); Paul A. Mendonsa, Reg. No. 42,879; Clive D. Menezes, Reg. No. 45,493; Chun M. Ng, Reg. No. 36,878; Thien T. Nguyen, Reg. No. 43,835; Thinh V. Nguyen, Reg. No. 42,034; Dennis A. Nicholls, Reg. No. 42,036; Daniel E. Ovanezian, Reg. No. 41,236; Kenneth B. Paley, Reg. No. 38,989; Marina Portnova, Reg. No. P45,750; William F. Ryann, Reg. No. 44,313; James H. Salter, Reg. No. 35,668; William W. Schaal, Reg. No. 39,018; James C. Scheller, Reg. No. 31,195; Jeffrey Sam Smith, Reg. No. 39,377; Maria McCormack Sobrino, Reg. No. 31,639; Stanley W. Sokoloff, Reg. No. 25,128; Judith A. Szepesi, Reg. No. 39,393; Vincent P. Tassinari, Reg. No. 42,179; Edwin H. Taylor, Reg. No. 25,129; John F. Travis, Reg. No. 43,203; Joseph A. Twarowski, Reg. No. 42,191; Thomas A. Van Zandt, Reg. No. 43,219; Lester J. Vincent, Reg. No. 31,460; Glenn E. Von Tersch, Reg. No. 41,364; John Patrick Ward, Reg. No. 40,216; Mark L. Watson, Reg. No. P46,322; Thomas C. Webster, Reg. No. P46,154; and Norman Zafman, Reg. No. 26,250; my patent attorneys, and Firasat Ali, Reg. No. 45,715; and Justin M. Dillon, Reg. No. 42,486; Raul Martinez, Reg. No. 46,904; my patent agents, with offices located at 12400 Wilshire Boulevard, 7th Floor, Los Angeles, California 90025, telephone (714) 557-3800, with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith.